74LS109 Dual J K Positive Edge Triggered Flip Flop IC (74109) DIP 16 Package

74LS109 Dual J K Positive Edge Triggered Flip Flop IC (74109) DIP 16 Package

The 74LS109 is a Dual J-K Positive Edge-Triggered Flip-Flop IC from the 74LS (Low Power Schottky TTL) logic family.
It contains two independent J-K flip-flops, each featuring:

• Asynchronous Set (Preset) and Clear (Reset) inputs
• Complementary outputs (Q and Q?)
• Positive-edge triggering, meaning the flip-flop changes state on the rising edge of the clock input.

The device is widely used in digital counters, shift registers, and memory storage applications where toggle or binary state storage is needed.

Click here to view related products

Specifications:-

Applications

• Binary Counters / Frequency Dividers
• Toggle and T Flip-Flop Configuration
• Shift Registers
• Data Storage and Transfer Circuits
• Control Logic Circuits
• Sequential Logic Design
• Pulse Synchronization
• Clocked State Machines

74ls109-ic-datasheet